

ABSTRACT OF THE DISCLOSURE

A method and system for regulating the decision threshold and the sampling clock phase of a data regenerator for a binary signal, wherein error correction signals for erroneous 1-bits and 0-bits are used for regulating the decision threshold of a
5 decision stage, and further phase correction signals between transitions of binary signals serve for the phase regulation of a sampling clock signal.